Abstract-This paper presents parallel signature design techniques that guarantee the aliasing probability to be less than 2/L, where L is the test length. Using y signature samples, a parallel signature analysis design is proposed that guarantees the aliasing probability to be less than (y/L) y/2 . Inaccuracies and incompleteness in previously published bounds on the aliasing probability are discussed. Simple bounds on the aliasing probability are derived for parallel signature designs using primitive polynomials.
INTRODUCTION
HE subject area of this paper is signature analysis design. There are two main contributions in this paper. One, a simple relationship between the aliasing probability, the number of signature register samples, and the length of test stimulus is derived. This simple relationship provides a guideline to select the parallel signature design parameters. Two, inaccuracies in prior work on signature analysis are reported for the first time. These inaccuracies have somehow escaped the scrutiny, for almost a decade, of an otherwise vigilant research community in this subject area.
The organization of this paper is as follows:
• Section 1 introduces the subject area of this paper.
• Section 2 presents definitions and notational framework for this paper. Previous research on signature analysis design is also critically reviewed in this section.
• Section 3 presents the motivation behind the derivation of simple bounds for the aliasing probability in parallel signature analysis.
• Section 4 is a presentation of an elaborate mathematical derivation of simple bounds for the aliasing probability in parallel signature analysis.
• Section 5 is a summary and conclusion of this work.
Signature Analysis and Aliasing
The problem of testing a system is twofold: test application and response verification. Test application involves the careful selection and generation of test stimuli to activate defects in the system under test. Response verification involves the comparison of the response with the expected response from a defect-free system using the same stimuli. It is generally assumed that the test stimulus will be applied by a tester that can store test patterns and the corresponding defect-free responses. Such testers are expensive. Tester cost is not the only difficulty encountered in testing. The number of response patterns is also becoming too large to be handled efficiently by the tester hardware. Due to the limited visibility and accessibility of very large scale integrated (VLSI) chips, test application and response analysis are difficult problems. Built-in self test (BIST) is an approach that addresses the testing problem in VLSI chips. In a BIST structure, a test generation circuit and a response compaction circuit can be fabricated on the same VLSI chip as the circuit under test. In most BIST applications, the test stimulus is derived from pseudorandom test pattern generators. A data compaction circuit using a linear feedback shift register (LFSR) structure is illustrated in Fig. 1 . This method of compaction [22] , [23] is called signature analysis. The term parallel signature analysis is used for LFSR structures that compact the response from multiple circuit outputs [2] , [3] ; and, the term serial signature analysis is used for LFSR structures that compact response from a single circuit output. The final state of the linear feedback shift register, after the response has been compacted, is called the signature of the response. The signature of the response from a circuit under test is compared against a reference signature of the response from a defect-free circuit. The compaction process reduces a large amount (for example, a million bytes) of T response data to a small amount of signature data. It is possible that the signature of some faulty response data to be the same as that of the defect-free response data. This phenomenon is called aliasing. Aliasing causes test escapes and lowers the quality of shipped parts. A desirable design goal, therefore, is to eliminate the incidence of aliasing.
Aliasing depends on the response data, the compaction function, and the error characteristics of the system under test. Error characteristics are usually described by probability models, and the phenomenon of aliasing is often quantified by the aliasing probability. The aliasing probability is the probability that the data compaction method produces the defect-free signature when the response data is in error. Probability models are used because there is some uncertainty about the error characteristics. For the aliasing probability measure to be relevant, it is important to have justifiable and validated probability models. The aliasing probability in parallel signature analysis is studied in the following context: 1) Test stimulus is derived from random pattern generators. Although in reality only pseudorandom pattern generators are used; their characteristics can be approximately modeled by the characteristics of a random pattern generator [11] .
2) The circuit under test is combinational. 3) Faults in the circuit under test are combinational.
Faults that preserve the combinational nature of a circuit are called combinational faults.
The results for serial signature analysis in [14] , [15] , [16] give the following simple relationship between random pattern test length L, the signature register period, and the aliasing probability:
• The aliasing probability is less than 1/L for random pattern test length L and signature register period greater than L.
For example, if the system designer needs to guarantee aliasing probability in serial signature analysis to be less than one in a 1,000,000, then a random pattern test of length 1,000,000 and a primitive signature register size of 20 would suffice. This paper addresses design issues related to parallel signature analysis. The results in this paper present a simple relationship between the number of outputs m in the circuit under test, the random pattern test length L, the primitive signature register size r, the number of signature register samples y, and the aliasing probability. It is shown that the aliasing probability is less than (y/L) y/2 if r ≥ m and 2 r -1 > L/y. For example, if m = 32 then using two signatures samples (y = 2), a test length L = 2,000,000, a primitive signature register of size r = 32 will guarantee the aliasing probability to be less than one in a 1,000,000. If only one signature sample (y = 1) is used then the aliasing probability is guaranteed to be less than one in 1,414. Readers can note that for y = 1, the results in this paper show that the aliasing probability is less than 1/÷L for a random pattern test length L and a primitive signature register period greater than L. This is not as tight as the 1/L bound for serial-signature analysis.
Researchers are encouraged to improve this bound. Clearly, serial-signature bounds are not applicable to parallel signature analysis. Fig. 2 demonstrates this by comparing the experimental estimates of aliasing probability for parallel signature analysis with the 1/L bound for serial-signature analysis. Fig. 2 shows that in the test length interval 200-250 the experimental aliasing probability estimates far exceed the 1/L bound. The details of this experiment are described in Section 2.1. The key differences between the design guidelines for parallel signatures and serial signatures are:
• Multiple signature samples may be required for parallel signatures to accomplish acceptable quality levels. For serial-signature analysis a single sample may suffice if an appropriate test length and a signature register period are chosen.
• The signature register polynomials for parallel signatures are required to be primitive; whereas, for serial-signature analysis this requirement is not necessary. The only requirement that should hold good for serial-signature registers is that their period be greater than the test length; and, nonprimitive polynomials can also satisfy this requirement.
• For parallel signature designs the signature register size must be greater than or equal to the number of circuit outputs. There is no such constraint for serialsignature designs.
ERROR MODELS, ALIASING PROBABILITY, AND PREVIOUS RESEARCH
For the derivation of the results on parallel signature analysis the following assumptions were made:
• The test stimulus is generated by random pattern generators, • The circuit under test is combinational, and • The faults in the circuit under test are combinational (i.e., faults do not cause memory behavior in the circuit).
A reasonable error model for single output circuits under these assumptions is the Bernoulli error model. The Bernoulli error model has been widely used by several researchers, [5] , [8] , [10] , [11] , [14] , [15] , [16] , [18] , [19] , [24] . In the Bernoulli error model, output errors are assumed to occur with probability p, called the detection probability [11] , in the presence of a fault. An output error for a particular fault is an event where the output of the faulty circuit is different from the output of the fault free circuit. The term, output errors, denotes a sequence of output error events for a sequence of test patterns. For a random test pattern these events are independent. For serial signatures, algorithms to calculate the exact aliasing probability [5] , [8] , [10] , [16] , [24] and simple bounds [14] , [15] , [16] on the aliasing probability have been derived.
A proposed extension [20] , [21] of this model to multiple-output circuits is to assume independent single output combinational circuits. This allows easy extensions of the results derived for serial signature analysis [14] , [15] , [16] to parallel signature analysis. In [24] , an exact aliasing formula for the independent error model is presented for certain test lengths. The closed-form formula in [24] relies on the independent error model and uses binary weight distribution of Reed-Solomon codes [1] . Although the independent error model does not preclude the possibility of allowing the Bernoulli error model, for each output to be characterized by a different value of p, the assumption of multiple independent Bernoulli error models is questionable. There is a simple reason for this. Outputs in a multiple-output circuit can share common circuitry. For faults in this common circuitry, the error behavior in the outputs will be highly correlated (see Fig. 3 and Table 1 ). The error vector is the bit-wise exclusive-or of the faulty and fault-free response vectors. For example, the error vector for the fault shown in Fig. 3 for input pattern AB = 11 is 011 (see Table 1 ). For compactness in notation we will denote error vectors by integer values (symbol i in Table 1 ).
Q-ary Error Model Review
The q-ary error model, [10] , [24] , assumes that all error vectors occur with the same probability q = p/(2 m -1), where p is the detection probability of a given fault and m is the number of circuit outputs. Although the q-ary model allows the possibility of correlated errors in the multiple-outputs, it cannot always be justified. Following are some scenarios where the q-ary model may not be applicable:
• Faults that affect only a subset of the m-outputs cannot produce all possible 2 m -1 error vectors.
• When the number of primary inputs n to a combinational circuit is strictly less than m, the number of primary outputs, the number of distinct error vectors is less than or equal to 2 n -1 and therefore is strictly less than 2 m -1. The example in Fig. 3 illustrates this.
In an n-input and m-output combinational circuit, for a given fault and for a random test pattern, the probability, p i , of producing an error vector with integer value i is equal to the number of distinct test patterns, k i , that produce these error vectors divided by the total number, N = 2 n , of test patterns. That is, p i = k i /N. The detectability k [11] for a fault is the summation of k i for that fault for all i, 0 < i < 2 m . Likewise, the detection probability p of a fault is the summation of p i for that fault for all nonzero i. Table 1 illustrates the characterization of the error model for an example circuit with two-input random test patterns. For example, the error vector probabilities for Table 1 are: p 0 = 0.5, p 6 = 0.25, p 3 = 0.25, all other p i = 0; p = 0.5. The assumption that all error vectors have the same probability is shown to be not true by this example.
The aliasing probability results derived using the q-ary model, however, can still be useful if they provide an upper-bound on the actual aliasing probability. The probability of aliasing, P al , in the q-ary error model for test length L, detection probability p, and number of outputs m is given in [24, equation (12) 
Using the following fact
, we have 
The above equation is a bound on aliasing probability for q-ary model that depends only on test length L and the number of outputs m. To test the effectiveness of the q-ary model in predicting an upper-bound on aliasing probability, the following experiment was conducted. A larger example (ALU181 circuit with a multiple stuck-at fault, n = 14 and m = 8 for this circuit) was considered. The detectability profile for this fault was calculated through simulation and is shown in Table 2 . Table 2 lists only those error vectors that have p i > 0. This is contrary to the q-ary model because not all p i are equal. The eight outputs of the ALU181 circuit were compacted using parallel signature design with primitive polynomial x 8 + x 5 + x 3 + x 2 + 1. The 14-input random test stimulus was derived by sampling 14-bits from a 32-bit primitive LFSR. The aliasing probability was estimated by 50,000 different random pattern runs of test length up to 254. That is, each experiment consisted of starting with a different seed for the 32-bit LFSR pattern generator and running up to test length 254. Within each run, aliasing events were recorded for the test length range one to 254. From the ensemble of 50,000 different experiments, the aliasing probability was estimated. Fig. 4 shows the plot of experimentally estimated aliasing versus the test length. Also shown in this figure is the upper-bound on aliasing probability (approximately 0.004 in this set-up) derived from the q-ary model closed-form expression in [24] . The standard deviation error in the estimated aliasing probability for 50,000 experiments under the hypothesis that the q-ary model aliasing probability is correct is approximately square root of 0.004 divided by square root of 50,000. This amounts to 0.0002. The experimental estimates, for many test lengths, differ by more than three standard deviations. This clearly indicates that q-ary model is not a good predictor of aliasing probability behavior in parallel signature analysis. The previous example shows that ignoring the fact that the error vectors have unequal probabilities may lead to inaccurate predictors on the aliasing probability behavior. A general error model proposed in [30] allows for the possibility of the error vectors having unequal probabilities. It must be pointed out that the q-ary model is very useful in cases where the faults in the combinational circuit satisfy the model's assumptions. This is because the aliasing probability can be studied using a simple closed-form formula derived in [24] for special test lengths and for special signature register polynomials. For general error models, arbitrary test lengths, and arbitrary signature polynomials, the analysis of aliasing is not an easy problem. Some other approaches are needed.
Simple Bounds and Their Justification
In previous work [14] , [15] , [16] , simple bounds on the aliasing probability were derived for single-output combinational circuits, for arbitrary test lengths, and for arbitrary signature polynomials. These bounds were validated by experiments. Experimental validation is necessary because aliasing probability bounds are derived based on the assumption of random test stimulus; however, in actual test environments pseudorandom patterns are used. This paper complements the previous work on serial signature design guidelines by adding a new set of guidelines for parallel signature design. The following paragraphs justify the motivation for this work. These paragraphs very briefly examine each of the several approaches to estimate aliasing probability. These approaches fall into three categories:
• estimating aliasing probability through fault simulation,.
• deriving an analytical formula to calculate the aliasing probability, • deriving bounds for the aliasing probability.
These are reviewed in the following sections.
Estimating Aliasing Using Fault Simulation
Fault simulation experiments can be performed to estimate the aliasing behavior and in most cases designs can be chosen that eliminate aliasing for the modeled faults [25] . Using simulation to experimentally estimate aliasing probability is only useful for simulated faults (usually single stuck-at faults). There is an exponential number of combinational faults like multiple stuck-at and bridging faults that also need to be simulated. There are three problems with this: 1) simulation time may be too long, even for single stuck-at faults, 2) commercial tools may not exist that simulate faults other than single stuck-at faults, and 3) simulation results do not give any insight into the signature design in terms of what signature design characteristics are suitable to reduce aliasing.
Analytical Formula for Aliasing Probability
Earlier papers [5] , [8] , [10] , [16] presented methods to calculate the exact aliasing probability in serial signature analysis. In [24] , closed-form formula for the aliasing probability for parallel signature analysis was derived using the q-ary error model. Section 2.1 has reviewed this in detail. A recent paper 1 [31] acknowledged the limitations of q-ary model and proposed a modified version of independent error model [24] to calculate the aliasing probability for correlated errors. Each output i of a multioutput combinational circuit is characterized by a detection probability value f i for a combinational fault. This still assumes that the error behavior at each circuit output is statistically independent. The authors in [31] derive the aliasing probability formula through coding theory techniques and arrive at the same result as in [21] . The formula of aliasing probability using this independent error model is
is the number of ones seen by jth stage during L state transitions for an autonomous LFSR starting at state i. A program was written by the first author to calculate the aliasing probability under independent error model. To validate that the formula was correctly implemented by the program, the results in [21] and [31] are reproduced in Fig. 5 and Fig. 6 , respectively. Fig. 7 calculates the aliasing probability for the ALU experiment described in Section 2.1. The values of f 0 through f 7 are given in Fig. 7 . Again, it clearly shows that the aliasing probability predicted by the independent error model differs significantly from the experimental estimates shown in Fig. 4 .
The exact calculation of aliasing probability for parallel signature analysis is a more difficult problem than that for serial signature analysis. This is because serial signature analysis is a very special case of parallel signature analysis. In addition, the calculation of detection probability is also an NP-Hard problem [6] , [14] .
Previously Published Aliasing Probability Bounds
Previously published bounds [5] , [8] , [19] depend on the detection probability and therefore do not eliminate the NPHard problem associated with the calculation of detection probability. Also, the bounds presented in these papers have incomplete proofs. This is discussed in the following sections.
1. Brought to the attention of the authors during the review process. [8] , [15] In [8] , an upper bound on the aliasing probability for serial signatures was derived. An attempt to clarify the proof of this bound was presented in [15] . The main approach in deriving this bound for aliasing probability was to map the problem of computing aliasing probability to the problem of computing signal probability. The method used was to show that the computation of aliasing probability is a signal probability problem involving overlapping sets of xor-trees whose outputs feed to a single or-gate. The probability of aliasing was shown to be the same as the probability of getting signal zero at the output of the or-gate [8] , [15] .
On the Aliasing Probability Bound in
By using the cutting algorithm [9] , a bound on signal probability and therefore a bound on aliasing probability was derived in [8] , [15] . The fallacy was in the application of the cutting algorithm. The cutting algorithm can be used in propagating probability bounds only for unate functions and it is not applicable for nonunate functions (like xor gates). It must be pointed out that fallacy in the proof does not imply that the bound derived in [8] , [15] is incorrect. It only suggests that either a correct proof be presented or a counter example provided. At this time, the authors are not aware of a correct proof or a counter example.
However, the fallacy in [15] has been corrected in [16] by deriving a provably correct bound that differs from that derived in [8] but shares some essential characteristics that were necessary to derive simple bounds on aliasing in [16] .
On the Bound Presented in [19]
The bound on aliasing probability presented in [19] although empirically appears to be valid has no valid proof backing it. Unfortunately, this bound has made its way in the text book [4, p. 445].
On the 4/L Bound [26]
The bounds presented in [14] , [15] , [16] eliminate the exponential complexity associated with the exact calculation of aliasing probability; however, they have been derived only for serial signature analysis. The simple bound, 4/L, presented in [26] , applies to parallel signature analysis but lacks a complete proof. If the results in [26] are provably correct, then this paper would not be necessary.
CHARACTERIZING ALIASING PROBABILITY AND SIMPLE BOUNDS
Based on the characterization of the error model in the previous section, the aliasing probability for parallel signature analysis can be fully characterized by the function
, and • the implementation of parallel signature analysis (Fig. 8,   Fig. 9, and Fig. 10 .
U(X)
is the polynomial characterizing the signature register [14] , L is the test length, and p i is the detection probability of error vectors with integer value i for a particular fault. Fig. 8, Fig. 9 , and Fig. 10 give three possible implementations of parallel signature analysis. The implementation in Fig. 8 , called the xor-tree implementation, can be easily analyzed using the results from serial signature analysis [16] . This is because the xor-tree in Fig. 8 converts the multioutput combinational circuit into a single-output combinational circuit.
The problem with the xor-tree implementation is that it cannot detect faults in the combinational circuit that always affect even number of outputs (for example, the stuck-at fault in Fig. 3 ). In this paper, only the implementations of Fig. 9 and Fig. 10 will be considered. In the Fig. 9 implementation, called the parallel-load implementation, the outputs are synchronously loaded into the feedback register stages through the xor gates. In the parallel-load implementation, the signature computation takes L clock cycles for L test input patterns. In the Fig. 10 implementation, called the scan implementation, the m-outputs are first loaded into a scan-register and then the contents of the scan-register are synchronously clocked into the signature register in m cycles.
For L test input-patterns, the scan implementation takes mL cycles for signature computation. However, it can be shown that for every scan implementation there exists an equivalent parallel-load implementation that requires only L cycles for signature computation. This is illustrated in Fig.  11 . The proof of this equivalence is not the main subject of this paper and will be published in a separate report. The proof trivially follows from matrix algebra and this is sketched, by way of example, in Fig. 11 . Matrix algebraic treatment of computations similar to signature computation can be found in [1] , [27] , [28] .
Motivation for Simple Bounds
The calculation of exact aliasing probability for serial signature analysis was shown to be NP-Hard [14] . For a discussion of NP-Hard problems see [6] . The best known algorithms [16] require a complexity of O(L2 r ) for test length L and signature register size r. The calculation of the exact aliasing probability for parallel signature analysis is a much harder problem. This is because serial signature analysis (for m = 1) is a very special case of parallel signature analysis. A practical approach to quantify aliasing in parallel signature analysis is to derive some bounds on the aliasing prob-
Associated with every combinational fault is a distribution of detection probability p i . Given a fault, the calculation of p i is also an NP-Hard problem because it requires the enumeration of NP-Complete decision problems on Boolean satisfiability [6] . Therefore, we need bounds
for the aliasing probability that are independent of the distribution of p i , and only depend on the test length L and the signature register characterized by the polynomial U(X). Such bounds are called simple bounds. Simple bounds are useful in that • they do not require any exponential complexity in calculating aliasing probability,
• they do not require any a priori assumption of the type of combinational fault, • they provide simple guidelines in the design of signature analysis.
SIMPLE BOUNDS
Simple bounds on the aliasing probability for parallel signature analysis are derived in this section. The following notation and definitions are used in deriving some intermediate results. These results are used in the final derivation of the simple bounds. For example, the error vectors in Table 1 (for response length Given a population distribution (characterized by v j ) of error vectors E 1 , ..., E L ; in a random test environment, all permutations of these error sequences are equally likely. For example, Table 3 enumerates all permutations of error vectors in the foregoing example.
Notation.

Let us denote m-bit
DEFINITION 1. Function N v v v S U X m ( , , ,; , ( ))0 1 2 1 K -
is the number of permutations of the error vectors characterized by population distribution v j that have the same signature S using signature polynomial U(X).
For example, Table 4 illustrates the calculation of the value of this function for L = 4, U(X) = X 3 + X + 1 (Fig. 12, parallel-load implementation), and the error vector popu-
v 6 = 1, and v 7 = 0. Using the signature values for the various sequences in Table 3 , we can enumerate the values of func-
. This is presented in Table 4 .
Plan of Attack in Deriving Simple Bounds
This section sketches the methodology used in deriving simple bounds on the aliasing probability. The function . The aliasing probability in parallel signature analysis is the same as the probability of undetected errors in GF (2 m ). The formulation of aliasing probability in terms of weight distribution also appears in [30] .
Using the function , , , ; ,
This is similar to the aliasing probability expression derived in [14] , [15] for GF (2) . The probability of a particular error vector sequence with distribution ( , , , , of an all-zero error sequence. Subtracting the all-zero error probability from the above summation we get (1 
Theorem 2 uses the bound derived by Theorem 1 and the aliasing probability expression (given in (1)) in deriving a closed-form aliasing probability bound. Theorem 3, in turn, uses the closed-form bound derived by Theorem 2 and another closed-form bound on the aliasing probability to derive a family of simple bounds. , , ,
Derivation of Simple Bounds
is the number of different length L sequences with the error vector distribution specified by ( , , ,
PROOF. Let A be the r × r matrix characterizing the parallelload implementation of the primitive signature polynomial U(X). The signature of the error vector sequence E 1 , ..., E L is given by the matrix polynomial Fig. 11 for illustration) , if E 1 is the first vector in the sequence. Let us assume that a particular error vector sequence
permutations of this length L error vector sequence that produce the same signature. Pick a particular sequence <E> = E 1 , ..., E L that produces signature S. Choose an integer j such that the v j is greater than zero. Arbitrarily pick an integer i (not equal to j) that corresponds to an error vector. By definition we are given that there are v i such error vector terms. Now, replace one of the error vectors in the sequence <E> having integer value j with an error vector having integer value i. This generates a new sequence that differs from <E> in one vector. Repeating this procedure for all locations corresponding to error vector j will generate v j new distinct error sequences from the sequence <E>. The new error sequences will have v i + 1 error terms with integer value i and v j -1 terms with integer value j. Table 5 (derived from the example presented in Table 3 ) illustrates this replacement procedure for j = 0, i = 7, and S = 0. The first column lists all the error vector sequence permutations, with v 0 = 2, v 3 = v 6 = 1, v 1 = v 2 = v 4 = v 5 = v 7 = 0, (each error vector is denoted by its integer value) that produce signature S = 0. Columns 2 and 3 in Table 5 are obtained by replacing the first and second occurrence of error vectors respectively with value j = 0 in column 1 by error vector with value i = 7. Next, we prove that all the new sequences generated by the above procedure are distinct. Let us consider a sequence <E*> π <E> that is a permutation of sequence <E> and has the same signature S. Now we will show that replacing error vectors with integer value j in <E*> by the error vector that has value i cannot produce a sequence that is same as that generated by considering error sequence <E> (Table 5 illustrates this). The proof is by contradiction. Let us assume that it is possible to produce the same sequence from error sequences <E> and <E*>. Let us assume that in sequence <E> the location t corresponding to the error vector E t with integer value j is replaced by the error vector with integer value i. Likewise assume that in sequence <E*> the location k corresponding to the error vector E k with integer value j is replaced by the error vector with integer value i. This is shown in Fig. 13 . Assume that they generate the same new sequence. Notice that k cannot be equal to t because this implies that both sequences <E> and <E*> are the same. The case of interest is k not equal to t. Since we assumed that the new sequences are the same it implies (follows from the illustration in Fig. 13 ) that location t in <E*> has an error vector that has integer value equal to i. Likewise, it follows that location k in <E> has an error vector with value i.
This means E E t k = * with integer value j and E E k t = * with integer value i in the sequences <E> and <E*>, respectively. Since sequences <E> and <E*> have the same signature S, by linearity this implies that the signature of the sequence generated by the bit-by-bit exclusive-or sum of the error sequences <E> and <E*> will be zero. This bit-by-bit xor operation will result in only two nonzero terms because the error vectors in the shaded areas of the illustration (in Fig. 13 ) are identical both in value and location. For PROOF. We are given that matrix A corresponds to a degree r primitive polynomial. Since we are given a primitive polynomial, for every nonzero vector C, there exists an integer w (0 < w < 2 r ) [1] , [28] such that the vector E can be represented by a w , where a is a nonzero primitive element in the Galois field defined by the degree r primitive polynomial. Note that such a representation may not exist for a nonprimitive polynomial. The vector obtained by considering the matrix product AC is represented by a w+1 . This is because matrix multiplication by A is essentially a multiplication by the primitive field element a. Also, addition of vectors corresponds to addition of corresponding field elements in the Galois field. From this discussion, it follows that A z C = C if and only if a w+z = a w . By canceling the common factor a w , this equality is satisfied if and only if a z = 1. Note that the cancellation is allowed because a is a nonzero field element. Since a is a primitive element in the Galois field defined by a degree r primitive polynomial and z > 0, the equality a z = 1 is possible if and only if z is a nonzero multiple of 2 r -1 [1] .
Without any loss in generality assume k > t. This implies k -t > 0. With k and t less than L and L < 2 r -1, it follows that k -t < L < 2 r -1. Since we are given that the signature polynomial is primitive, from Lemma 1 the equality A k-t C = C is only possible if and only if k -t is a nonzero multiple of 2 r -1. This contradicts the fact that k -t < L < 2 r -1.
This replacement procedure generates (Table 5 illustrates this) with the following error vector population
This cannot be greater than the multinomial coefficient In certain cases, the bound derived in Theorem 1 gives the exact value. For example, the error sequence <E> = E 1 , E 2 , E 3 , E 4 = 001, 001, 001, 010 ( PROOF. The signature of this error sequence is given by the ... + 1) is zero. We will assume that the signature S is zero and show that such an assumption leads to a
Since a is a nonzero element of the Galois field, a
This implies a L = 1. Since we know that a is a primitive element of the Galois field defined by a degree r primitive polynomial, the equality is possible if and only if L is a nonzero multiple of 2 r -1. This contradicts the assumption that L is less than 2 r -1. Therefore, the signature S cannot be zero. Table 6 illustrates the nonzero signature values of nonzero error sequences with the same error vectors for L = 4 and signature polynomial X 3 + X + 1 (Fig. 12 implementation) . 
PROOF. From Theorem 1, it follows (we can pick v k that corresponds to p k ) that the aliasing probability is bounded above by
The above summation includes the cases of error sequences with nonzero error vectors E 1 = E 2 = ... = E L = E for all nonzero E. We know from Lemma 2 that these nonzero error sequences with E 1 = E 2 = ... = E L = E for all nonzero E do not produce a zero signature and therefore do not cause aliasing. Keeping these error sequences in the summation simplifies the algebra required to derive a closed-form aliasing probability 1  001  001  001  001  011  2  010  010  010  010  110  3  011  011  011  011  101  4  100  100  100  100  001  5  101  101  101  101  010  6  110  110  110  110  111  7  111  111  111  111  100 formula. The expression (1 -p) L is subtracted in the above aliasing probability bound to exclude the probability of an all-zero error sequence. The above summation is over all v i such that 0 
coefficients [29] . We will use the multinomial coefficient expansion
to derive a closed-form bound on the aliasing probability. If we integrate the multinomial expansion, treating p k as an auxiliary variable, we have p p p dp 
After some algebra we have
Ignoring the second term in the right hand side of the above expression and excluding the all-zero error sequence probability, (1 -p) L , we have the following bound on the aliasing probability
The scan implementation has the same bound on the aliasing probability as that of the parallel-load implementation but puts an additional constraint on the primitive signature register size r such that 2 r -1 and m (the number of outputs) are relatively prime. Given any value of m, a smallest value of r ≥ m can be found such that 2 r -1 and m are relatively prime. Table 7 illustrates some values. The results proved thus far do not yet provide a simple bound on the aliasing probability since they depend on the detection probability. Theorem 3 provides a family of simple bounds on the aliasing probability building upon results derived in Theorems 1 and 2. PROOF. For a given test length L, consider the signature at test length L -1. The aliasing probability is always bounded above by the maximum conditional probability that the signature of the error vector sequence at test length L is zero given a particular signature at test length L -1. Independent of the signature value at test length L -1, this conditional aliasing probability is always bounded above by p k = max p i . Using the results in Theorem 2, the worst case bound on the aliasing probability is obtained by
a f c h a f b g
The expression min . Also, the constraint on test length L for y samples is L < y(2 r -1).
CONCLUSIONS
This paper addressed design issues related to parallel signature analysis. The results in this paper present a simple relationship between the number of outputs m in the circuit under test, the random pattern test length L, the primitive signature register size r, the number of signature register samples y, and the aliasing probability. It is shown that the aliasing probability is less than (y/L) y/2 if r ≥ m and 2 r -1 > L/y. For example, if m = 32, then using two signatures samples (y = 2), a test length L = 2,000,000, a primitive signature register of size r = 32 will guarantee the aliasing probability to be less than one in a 1,000,000. If only one signature sample (y = 1) is used, then the aliasing probability is guaranteed to be less than one in 1,414. Readers can note that for y = 1, the results in this paper show that the aliasing probability is less than 1/÷L for a random pattern test length L and a primitive signature register period greater than L. This is not as tight as the 1/L bound for serial-signatures.
Researchers are encouraged to improve this bound. Clearly, serial-signature bounds are not applicable to parallel signature analysis. Fig. 2 demonstrates this by comparing the experimental estimates of aliasing probability for parallel signature analysis with the 1/L bound for serial-signature analysis. The key differences between the design guidelines for parallel signatures and serial signatures are:
• The signature register polynomials for parallel signatures are required to be primitive; whereas, for serial-signature analysis, this requirement is not necessary. The only requirement that should hold good for serial-signature registers is that their period be greater than the test length; nonprimitive polynomials can also satisfy this requirement.
For parallel signature analysis scheme, by using two signature samples we can guarantee that the aliasing probability to be less than 2/L. If more than two signature samples are used, the aliasing probability can be significantly reduced. Experimental results in [13] , [25] demonstrate this.
